2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)

DIMM-Link: Enabling Efficient Inter-DIMM Communication for Near-Memory Processing

Zhe Zhou*1,2,3, Cong Li*1,3, Fan Yang⁴, Guangyu Sun^{†1,3}

¹School of Integrated Circuits, ²School of Computer Science, Peking University

³ Beijing Advanced Innovation Center for Integrated Circuits

⁴ School of Computer Science, Nankai University

{zhou.zhe, leesou, gsun}@pku.edu.cn, yangf@nbjl.nankai.edu.cn

HPCA23 Best paper

What is DIMM?


Dual-Inline Memory Module

What is DIMM-NMP?

DIMM-based near-memory processing architectures

What is PIM?

Processing in memory




Why DIMM-NMP(PIM)?

- Address the huge performance gap between CPU and main memory
- Offload memory-intensive operations
- Mitigate energy-consuming off-chip/package data movement


NMP(PIM) in industry

- Alibaba 3D HB-PNM¹
- UPMEM PIM-DRAM²




Samsung AxDIMM

Samsung HBM2-PIM³ and AxDIMM⁴



Samsung HBM2-PIM



PIM chip

DDR4 interface

UPMEM PIM-DRAM

- 1. 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System (ISSCC)
- 2. The true Processing In Memory accelerator (HOT CHIPS 31)
- 3. Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond (HOT CHIPS 33)
- 4. Near-Memory Processing in Action: Accelerating Personalized Recommendation With AxDIMM (MICRO, Facebook)

Motivation

DIMM NMP

- cannot directly support inter-DIMM communication (IDC)
- counts on the host CPU to forward inter-DIMM transactions




Fig. 1. IDC Performance Exploration on the Real DIMM-NMP Platform¹.

Motivation

TABLE I COMPARISONS OF INTER-DIMM COMMUNICATION METHODS.

IDC Methods	CPU-Forwarding [3], [32]	Intra-Channel Broadcast [76]	Dedicated Bus [11]	DIMM-Link		
Illustration	DIMMO DIMM1 DIMM2 DIMM3 LD 0x0a ST 0x3a Wemory Bus	BC 0x0a	DIMMO DIMM1 DIMM2 DIMM3 Ox0a Ox3a Dedicated Bus	DIMMO DIMM1 DIMM2 DIMM3 0x0a 0x1a 0x2a 0x3a DIMM-Link		
Hardware Modification	DIMM Modules	Host CPU, DIMM Modules	DIMM Modules	DIMM Modules		
Supported IDC Modes	Point-to-Point	Broadcast	Point-to-Point	Point-to-Point & Broadcast		
Maximum Bandwidth	$\#Channel \times \beta/2$	#DIMM imes eta	β	#Link imes eta		
Target NMP Apps	IDC-infrequent Applications	Sparse Tensor Algebra	Computational Genomics	Generic Applications		

CPU-Forwarding:

Expensive; DIMMs compete for the bandwidth; The periodical CPU polling occupies resources

Intra-Channel Broadcast:

Limited DIMMs per channel; Many broadcast-unfriendly applications; Customized broadcast commands

Dedicated Bus:

Unscalable IDC bandwidth; The timing and signal integrity issues

DIMM-LINK




Fig. 2. DIMM-Link Architecture.

DL Bridge(SerDes) and DL Controllers

DL-Bridge and the routers in the connected DIMMs form a network that allows concurrent packet-based data transmission

DIMM-LINK Protocol




Fig. 3. DIMM-Link Protocol.

DIMM-LINK




Fig. 4. An Illustration of DIMM-Link Groups.

Why we need DIMM-Link Group?

the DIMMs on different sides are not directly connected

Hybrid Routing




Fig. 5. Four Inter-DIMM Communication Patterns.

TABLE II SERDES TECHNIQUES COMPARISON

Reference	[10]	[25]	[69] (GRS)	
Media	SMA Cable	Ribbon Cable	PCB	
Singal Rate	6Gb/s/pin	16Gb/s/pin	25Gb/s/pin	
Reach	953mm	500mm	80mm	
Energy Eff. (pJ/b)	0.58	2.58	1.17	

DIMM-LINK




Fig. 6. Detailed Architecture Design of DIMM-Link.

OPTIMIZATIONS

TABLE III
COMPARISONS OF POLLING MECHANISMS

Methods	On-demand Polling?	CPU-Polling Range	Overhead	Latency	
Baseline polling	×	All DIMMs			
Baseline polling + Interrupt	~	DIMMs in all interrupting channels			
Polling Proxy	×	One DIMM per group			
Polling Proxy + Interrupt	~	One DIMM per interrupting group			




Fig. 8. Distance-Aware Thread Placement.

The Polling Proxy Mechanism

Distance-Aware Task Mapping

minimum-cost maximum-flow

EVALUATION




Fig. 9. The FPGA Prototype.

Baselines	Description			
MCN	CPU forwarding			
AIM	dedicated memory bus			
ABC-DIMM	broadcasts data within each memory channel			

TABLE IV BENCHMARKING APPLICATIONS

Name	1	Abbr.	1	Name	1	Abbr.
Breadth-First Search	1	BFS	1	Needleman-Wunsch	1	NW
Hotspot	ĺ	HS		PageRank	I	PR
K-Means	1	KM		Single Source Shortest Path	Ī	SSSP

- FPGA-based prototype to validate its function
- Evaluate DIMM-Link's performance against three IDC baselines through simulation

EVALUATION




Fig. 11. Data Transfer Breakdown of DL-Link-opt.

Fig. 12. Broadcast Performance Comparison.

EVALUATION




Fig. 13. Energy Consumption Breakdown.




Fig. 14. Synchronization Performance.




Fig. 15. Performance with Different Polling Methods.




Fig. 16. DIMM-Link Bandwidth Exploration

THANKS & QA